 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| IS65WV25616ALL IS65WV25616BLL 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM FEATURES * High-speed access time: 55ns, 70ns * CMOS low power operation 36 mW (typical) operating 9 W (typical) CMOS standby * TTL compatible interface levels * Single power supply 1.65V--2.2V VDD (65WV25616ALL) 2.5V--3.6V VDD (65WV25616BLL) * Fully static operation: no clock or refresh required * Three state outputs * Data control for upper and lower bytes * TEMPERATURE OFFERINGS: Option A1: -40C to +85C Option A2: -40C to +105C Option A3: -40C to +125C * Lead-free available ISSI PRELIMINARY INFORMATION JUNE 2006 (R) DESCRIPTION The ISSI IS65WV25616ALL/IS65WV25616BLL are highspeed, low power, 4M bit SRAMs organized as 256K words by 16 bits. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields highperformance and low power consumption devices. When CS1 is HIGH (deselected) or when CS1 is LOW, and both LB and UB are HIGH, the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels. Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE) controls both writing and reading of the memory. A data byte allows Upper Byte (UB) and Lower Byte (LB) access. The IS65WV25616BALL/65WV25616BLL are packaged in the JEDEC standard 44-Pin TSOP (TYPE II). FUNCTIONAL BLOCK DIAGRAM A0-A17 DECODER 256K x 16 MEMORY ARRAY VDD GND I/O0-I/O7 Lower Byte I/O8-I/O15 Upper Byte I/O DATA CIRCUIT COLUMN I/O CS1 OE WE UB LB CONTROL CIRCUIT 25616LL_BLK.eps Copyright (c) 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 1 IS65WV25616ALL, IS65WV25616BLL 44-Pin mini TSOP (Type II) (Package Code T) PIN DESCRIPTIONS A0-A17 I/O0-I/O15 A4 A3 A2 A1 A0 CS1 I/O0 I/O1 I/O2 I/O3 VDD GND I/O4 I/O5 I/O6 I/O7 WE A16 A15 A14 A13 A12 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 A5 A6 A7 OE UB LB I/O15 I/O14 I/O13 I/O12 GND VDD I/O11 I/O10 I/O9 I/O8 NC A8 A9 A10 A11 A17 ISSI Address Inputs Data Inputs/Outputs Chip Enable Input Output Enable Input Write Enable Input Lower-byte Control (I/O0-I/O7) Upper-byte Control (I/O8-I/O15) No Connection Power Ground CS1 OE WE LB UB NC VDD GND (R) 25616T.eps TRUTH TABLE Mode Not Selected WE X X X H H H H H L L L CS1 H X X L L L L L L L L OE X X X H H L L L X X X LB X X H L X L H L L H L UB X X H X L H L L H L L I/O PIN I/O0-I/O7 I/O8-I/O15 High-Z High-Z High-Z High-Z High-Z DOUT High-Z DOUT DIN High-Z DIN High-Z High-Z High-Z High-Z High-Z High-Z DOUT DOUT High-Z DIN DIN VDD Current ISB1, ISB2 ISB1, ISB2 ISB1, ISB2 ICC ICC ICC Output Disabled Read Write ICC 2 Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 IS65WV25616ALL, IS65WV25616BLL ABSOLUTE MAXIMUM RATINGS(1) Symbol VTERM VDD TSTG PT Parameter Terminal Voltage with Respect to GND VDD Related to GND Storage Temperature Power Dissipation Value -0.2 to VDD+0.3 -0.2 to VDD+0.3 -65 to +150 1.0 Unit V V C W ISSI (R) Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. OPERATING RANGE (VDD) Range A1 A2 A3 Ambient Temperature -40C to +85C -40C to +105C -40C to +125C IS65WV25616ALL 1.65V - 2.2V 1.65V - 2.2V 1.65V - 2.2V IS65WV25616BLL 2.5V-3.6V 2.5V-3.6V 2.5V-3.6V DC ELECTRICAL CHARACTERISTICS (Over Operating Range) Symbol Parameter VOH VOL VIH VIL(1) ILI ILO Output HIGH Voltage Output LOW Voltage Input HIGH Voltage Input LOW Voltage Input Leakage Output Leakage GND VIN VDD GND VOUT VDD, Outputs Disabled Test Conditions IOH = -0.1 mA IOH = -1 mA IOL = 0.1 mA IOL = 2.1 mA VDD 1.65-2.2V 2.5-3.6V 1.65-2.2V 2.5-3.6V 1.65-2.2V 2.5-3.6V 1.65-2.2V 2.5-3.6V Min. 1.4 2.2 -- -- 1.4 2.2 -0.2 -0.2 -2 -2 Max. -- -- 0.2 0.4 VDD + 0.2 VDD + 0.3 0.4 0.6 2 2 Unit V V V V V V V V A A Notes: 1. VIL (min.) = -1.0V for pulse width less than 10 ns. Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 3 IS65WV25616ALL, IS65WV25616BLL IS65WV25616ALL, POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range) Symbol ICC ICC1 Parameter VDD Dynamic Operating Supply Current Operating Supply Current TTL Standby Current (TTL Inputs) Test Conditions VDD = Max., IOUT = 0 mA, f = fMAX VDD = Max., CS1 = 0.2V WE = VDD-0.2V f=1MHZ VDD = Max., VIN = VIH or VIL CS1 = VIH , f = 1 MHZ OR ULB Control ISB2 CMOS Standby Current (CMOS Inputs) VDD = Max., VIN = VIH or VIL CS1 = VIL, f = 0, UB = VIH, LB = VIH VDD = Max., A1 CS1 VDD - 0.2V, A2 VIN VDD - 0.2V, or A3 VIN 0.2V, f = 0 OR VDD = Max., CS1 = VIL, VIN 0.2V, f = 0; UB / LB = VDD - 0.2V A1 A2, A3 A1 A2, A3 A1 A2, A3 Max. 70 25 30 10 15 0.5 0.6 Unit mA mA ISSI (R) ISB1 mA 15 30 50 A ULB Control IS65WV25616BLL, POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range) Symbol ICC ICC1 Parameter Vdd Dynamic Operating Supply Current Operating Supply Current TTL Standby Current (TTL Inputs) Test Conditions VDD = Max., IOUT = 0 mA, f = fMAX VDD = Max., CS1 = 0.2V WE = VDD-0.2V, f=1MHZ VDD = Max., VIN = VIH or VIL CS1 = VIH , f = 1 MHZ OR A1 A2, A3 A1 A2, A3 A1 A2, A3 Max. 55 40 -- 15 -- 0.45 -- Max. 70 -- 40 -- 20 -- 0.45 Unit mA mA ISB1 mA ULB Control ISB2 CMOS Standby Current (CMOS Inputs) VDD = Max., VIN = VIH or VIL CS1 = VIL, f = 0, UB = VIH, LB = VIH VDD = Max., A1 CS1 VDD - 0.2V, A2 VIN VDD - 0.2V, or A3 VIN 0.2V, f = 0 OR VDD = Max., CS1 = VIL, VIN 0.2V, f = 0; UB / LB = VDD - 0.2V 20 -- -- -- 55 90 A ULB Control 4 Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 IS65WV25616ALL, IS65WV25616BLL CAPACITANCE(1) Symbol CIN COUT Parameter Input Capacitance Input/Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 8 10 Unit pF pF ISSI (R) Note: 1. Tested initially and after any design or process changes that may affect these parameters. AC TEST CONDITIONS Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level Output Load IS65WV25616ALL (Unit) 0.4V to VDD-0.2V 5 ns VREF See Figures 1 and 2 IS65WV25616BLL (Unit) 0.4V to VDD-0.3V 5ns VREF See Figures 1 and 2 IS65WV25616ALL 1.65V-2.2V R1() ) R2() ) VREF VTM 3070 3150 0.9V 1.8V IS65WV25616BLL 2.5V - 3.6V 3070 3150 1.5V 2.8V AC TEST LOADS R1 VTM VTM R1 OUTPUT 30 pF Including jig and scope R2 OUTPUT 5 pF Including jig and scope R2 62WV5126ALL tst1a.eps 25616l_tst1c.eps Figure 1 Figure 2 Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 5 IS65WV25616ALL, IS65WV25616BLL READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range) Symbol Parameter Read Cycle Time Address Access Time Output Hold Time CS1 Access Time OE Access Time (2) ISSI 55 ns Min. Max. 55 -- 10 -- -- -- 5 0 10 -- 0 0 -- 55 -- 55 25 20 -- 20 -- 55 20 -- 70 ns Min. Max. 70 -- 10 -- -- -- 5 0 10 -- 0 0 -- 70 -- 70 35 25 -- 25 -- 70 25 -- Unit ns ns ns ns ns ns ns ns ns ns ns ns (R) tRC tAA tOHA tACS1 tDOE tHZOE tLZOE(2) tHZCS1 tLZCS1 tBA tHZB tLZB OE to High-Z Output OE to Low-Z Output CS1 to High-Z Output CS1 to Low-Z Output LB, UB Access Time LB, UB to High-Z Output LB, UB to Low-Z Output Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1. 2. Tested with the load in Figure 2. Transition is measured 500 mV from steady-state voltage. Not 100% tested. 6 Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 IS65WV25616ALL, IS65WV25616BLL ISSI (R) AC WAVEFORMS READ CYCLE NO. 1(1,2) (Address Controlled) (CS1 = OE = VIL, WE = VIH, UB or LB = VIL) tRC ADDRESS tAA tOHA tOHA DATA VALID DOUT PREVIOUS DATA VALID 25616R1.eps READ CYCLE NO. 2(1,3) (CS1, OE, AND UB/LB Controlled) tRC ADDRESS tAA tOHA OE tDOE tHZOE CS1 tACE1/tACE2 tLZOE tLZCE1 tHZCS1 LB, UB tBA tLZB tHZB DOUT HIGH-Z DATA VALID 51216LL Read 2.eps Notes: 1. WE is HIGH for a Read Cycle. 2. The device is continuously selected. OE, CS1, UB, or LB = VIL. WE=VIH. 3. Address is valid prior to or coincident with CS1 LOW transition. Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 7 IS65WV25616ALL, IS65WV25616BLL WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range) Symbol Parameter Write Cycle Time CS1 to Write End Address Setup Time to Write End Address Hold from Write End Address Setup Time LB, UB Valid to End of Write WE Pulse Width Data Setup to Write End Data Hold from Write End WE LOW to High-Z Output WE HIGH to Low-Z Output Min. 55 45 45 0 0 45 40 25 0 -- 5 55 ns Max. -- -- -- -- -- -- -- -- -- 20 -- Min. 70 60 60 0 0 60 50 30 0 -- 5 70 ns Max. -- -- -- -- -- -- -- -- -- 20 -- ISSI Unit ns ns ns ns ns ns ns ns ns ns ns (R) tWC tSCS1 tAW tHA tSA tPWB tPWE tSD tHD tHZWE(3) tLZWE(3) Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1. 2. The internal write time is defined by the overlap of CS1 LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. 3. Tested with the load in Figure 2. Transition is measured 500 mV from steady-state voltage. Not 100% tested. 8 Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 IS65WV25616ALL, IS65WV25616BLL AC WAVEFORMS WRITE CYCLE NO. 1(1,2) (CS1 Controlled, OE = HIGH or LOW) tWC ISSI (R) ADDRESS tSCS1 tHA CS1 tSCS2 tAW WE LB, UB tSA tHZWE tPWE tPWB tLZWE HIGH-Z DOUT DATA UNDEFINED tSD tHD DIN DATA-IN VALID 51216LLWRITE 1.eps Notes: 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CS1, WE inputs and at least one of the LB and UB inputs being in the LOW state. 2. WRITE = (CS1) [ (LB) = (UB) ] (WE). WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle) tWC ADDRESS OE tSCS1 tHA CS1 tSCS2 tAW WE t PWE LB, UB tSA tHZWE HIGH-Z tLZWE DOUT DATA UNDEFINED tSD tHD DIN DATA-IN VALID 51216LL WR2.eps Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 9 IS65WV25616ALL, IS65WV25616BLL WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle) tWC ISSI (R) ADDRESS OE tSCS1 tHA CS1 tSCS2 tAW WE tPWE LB, UB tSA tHZWE HIGH-Z tLZWE DOUT DATA UNDEFINED tSD tHD DIN DATA-IN VALID 51216LL WR3.eps WRITE CYCLE NO. 4 (UB/LB Controlled) t WC ADDRESS ADDRESS 1 t WC ADDRESS 2 OE t SA CS1 LOW WE t HA t SA t PBW t PBW WORD 2 t HA UB, LB WORD 1 t HZWE DOUT HIGH-Z t LZWE t HD DATAIN VALID DATA UNDEFINED t SD DIN t SD DATAIN VALID t HD UB_CSWR4.eps UB_CSWR4.eps 10 Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 IS65WV25616ALL, IS65WV25616BLL DATA RETENTION SWITCHING CHARACTERISTICS Symbol Parameter VDD for Data Retention Data Retention Current Test Condition See Data Retention Waveform VDD = 1.2V, CS1 VDD - 0.2V A1 A2 A3 Min. 1.2 -- -- -- 0 Max. 3.6 20 40 60 -- -- ISSI Unit V A A A ns ns (R) VDR IDR tSDR tRDR Data Retention Setup Time Recovery Time See Data Retention Waveform See Data Retention Waveform tRC DATA RETENTION WAVEFORM (CS1 Controlled) tSDR VDD 1.65V Data Retention Mode tRDR 1.4V VDR CS1 VDD - 0.2V CS1 GND 51216LT_DR.eps Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 11 IS65WV25616ALL, IS65WV25616BLL ORDERING INFORMATION: IS65WV25616ALL (1.65V-2.2V) Temperature Range (A1): -40C to +85C Speed (ns) 70 Order Part No. IS65WV25616ALL-70TA1 Package 44-pin TSOP-II ISSI (R) Temperature Range (A2): -40C to +105C Speed (ns) 70 Order Part No. IS65WV25616ALL-70TA2 Package 44-pin TSOP-II Temperature Range (A3): -40C to +125C Speed (ns) 70 Order Part No. IS65WV25616ALL-70TA3 Package 44-pin TSOP-II ORDERING INFORMATION: IS65WV25616BLL (2.5V-3.6V) Temperature Range (A1): -40C to +85C Speed (ns) 55 Order Part No. IS65WV25616BLL-55TA1 IS65WV25616BLL-55TLA1 Package 44-pin TSOP-II 44-pin TSOP-II, Lead-free Temperature Range (A2): -40C to +105C Speed (ns) 70 Order Part No. IS65WV25616BLL-70TA2 Package 44-pin TSOP-II Temperature Range (A3): -40C to +125C Speed (ns) 70 Order Part No. IS65WV25616BLL-70TA3 Package 44-pin TSOP-II 12 Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. 00B 06/20/06 PACKAGING INFORMATION Plastic TSOP Package Code: T (Type II) ISSI Notes: 1. Controlling dimension: millimieters, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package. 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane. (R) N N/2+1 E1 E 1 D N/2 SEATING PLANE ZD A . e b L A1 C Symbol Ref. Std. No. Leads A A1 b C D E1 E e L ZD Millimeters Min Max Inches Min Max Plastic TSOP (T - Type II) Millimeters Inches Min Max Min Max 44 -- 1.20 -- 0.047 0.05 0.15 0.002 0.006 0.30 0.45 0.012 0.018 0.12 0.21 0.005 0.008 18.31 18.52 0.721 0.729 10.03 10.29 0.395 0.405 11.56 11.96 0.455 0.471 0.80 BSC 0.032 BSC 0.41 0.60 0.016 0.024 0.81 REF 0.032 REF 0 5 0 5 Millimeters Min Max 50 -- 1.20 0.05 0.15 0.30 0.45 0.12 0.21 20.82 21.08 10.03 10.29 11.56 11.96 0.80 BSC 0.40 0.60 0.88 REF 0 5 Inches Min Max (N) 32 -- 1.20 -- 0.047 0.05 0.15 0.002 0.006 0.30 0.52 0.012 0.020 0.12 0.21 0.005 0.008 20.82 21.08 0.820 0.830 10.03 10.29 0.391 0.400 11.56 11.96 0.451 0.466 1.27 BSC 0.050 BSC 0.40 0.60 0.016 0.024 0.95 REF 0.037 REF 0 5 0 5 -- 0.047 0.002 0.006 0.012 0.018 0.005 0.008 0.820 0.830 0.395 0.405 0.455 0.471 0.031 BSC 0.016 0.024 0.035 REF 0 5 Copyright (c) 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. -- www.issi.com -- 1-800-379-4774 Rev. F 06/18/03 |
Price & Availability of IS65WV25616BLL
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |